
R
Detailed Description
RS-232 Ports
Two RS-232 ports, shown in Figure 2-10 , are connected to the FPGA (U37) through
independent MAX3232 transceivers (U7 and U46). The FPGA RS-232 ports are wired as
DTE and meet the EIA/TIA-574 standard. The ports are accessible via two DB9M
connectors integrated on the P1 connector assembly.
From FPGA
U7
S eri a l Port A
UART0_TXD
UART0_RT S _N
UART0_RXD
UART0_CT S _N
11
10
12
9
DIN1
DIN2
ROUT1
ROUT2
DOUT1 14
DOUT2 7
RIN1 1 3
RIN2 8
COM0_TXD_N
COM0_RT S
COM0_RXD_N
COM0_CT S
D S R 6
RT S 7
CT S 8
RI 9
1 CD
2 RX
3 TX
4 DTR
5 GND
VCC 3 V 3
C 33 0
0.1UF
1
C1+
VCC 16
C 3 26
0.1UF
R S -2 3 2 DTE pino u t connect s
to PC with F/F n u ll modem c ab le.
3
C1-
V+
2
4
C2+
V-
6
VCC 3 V 3
C 33 1
C 3 27
0.1UF
0.1UF
C 3 1 3
0.1UF
From FPGA
5
C2-
MAX 3 2 3 2
U46
GND 15
S eri a l Port B
UART1_TXD
UART1_RT S _N
UART1_RXD
UART1_CT S _N
11
10
12
9
DIN1
DIN2
ROUT1
ROUT2
DOUT1 14
DOUT2 7
RIN1 1 3
RIN2 8
COM1_TXD_N
COM1_RT S
COM1_RXD_N
COM1_CT S
D S R 6
RT S 7
CT S 8
RI 9
1 CD
2 RX
3 TX
4 DTR
5 GND
VCC 3 V 3
C 33 0
0.1UF
1
C1+
VCC 16
C 3 26
0.1UF
R S -2 3 2 DTE pino u t connect s
to PC with F/F n u ll modem c ab le.
3
C1-
V+
2
4
C2+
V-
6
VCC 3 V 3
C 33 1
C 3 27
0.1UF
0.1UF
C 3 1 3
0.1UF
5
C2-
GND 15
MAX 3 2 3 2
Figure 2-10:
FPGA UART and RS-232 Connectivity
UG0 8 5_10_120605
Table 2-12 and Table 2-13, page 44 show the RS-232 connections to the FPGA for UART0
and UART1.
Table 2-12:
FPGA RS-232 Connections for UART0
Signal Name
UART0_CTS_N
UART0_RTS_N
UART0_RXD
UART0_TXD
FPGA Pin (U37)
G6
F6
E6
D6
ML410 Embedded Development Platform
UG085 (v1.7.2) December 11, 2008
43